MC100LVELT20 datasheet, translator equivalent, ON Semiconductor

MC100LVELT20 translator equivalent, lvttl/lvcmos to differential lvpecl translator.

Avg. rating / M : 1.0 rating-1

datasheet Download (Size : 121.98KB)

Features and benefits

* 390 ps Typical Propagation Delay
* Maximum Input Clock Frequency > 0.8 GHz Typical
* Operating Range VCC = 3.0 V to 3.6 V with GND = 0 V
* PNP TTL Input.

Application

where space, performance, and low power are at a premium. The 100 Series contains temperature compensation. Features

Description

The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only + 3.3 V and ground are required. The small outline SOIC−8 package and the single gate of the MC100LVELT20 makes it ideal for those.

Image gallery